POST LAYOUT OPTIMIZATION METHODS FOR STRUCTURED ASIC

T. TULBURE¹ R. JIPA¹

Abstract: The paper presents new methodologies for the post layout optimization method dedicated to Structured ASIC. The target is meeting timing with small modifications on preexisting layout data. Several techniques are described emphasizing a new ECO type optimization method.

Key words: timing optimization, layout, digital integrated circuits, structured ASIC.

¹ Dept. of Electronics and Computers, *Transilvania* University of Braşov.